In this DVCon 2003 paper co-authored with Ricoh, Ltd. of Japan, we present the issues encountered in our design flow beginning with a C behavioral description through physical design, including DFT.
Download PDF
10 Million Gate ASIC Design Using Hierarchical Layout Style and Behavioral C Synthesis with SOC Test
{ 0 comments… add one now }